Garp: a MIPS processor with a reconfigurable coprocessor
نویسندگان
چکیده
Typical reconfigurable machines exhibit shortcomings that make them less than ideal for general-purposecomputing. The Garp Architecture combines reconfigurable hardware with a standard MIPS processor on the same die to retain the better features of both. Novel aspects of the architecture are presented, as well as a prototype software environment and preliminary performance results. Compared to an UltraSPARC, a Garp of similar technology could achieve speedups ranging from a factor of 2 to as high as a factor of 24 for some useful applications.
منابع مشابه
The Garp Architecture and C Compiler
62 Computer The Garp Architecture and C Compiler V arious projects and products have been built using off-the-shelf field-programma-ble gate arrays (FPGAs) as compute accelerators for specific tasks. Such systems typically connect one or more FPGAs to the host computer via an I/O bus. Some have shown remarkable speedups, albeit limited to specific application domains. Many factors limit the gen...
متن کاملKernel Formation in Garpcc
The Garp project [3] quantitatively investigates the benefits of adding an on-chip dynamically reconfigurable coprocessor to a standard instruction processor. Intended for acceleration of loops, Garp’s coprocessor performs iteration control and both streaming and random memory accesses without assistance from the instruction processor. The companion project Garpcc [2] investigates whether new c...
متن کاملMontgomery Multiplication Coprocessor on Reconfigurable Logic
In this paper we introduce a scalable Montgomery Multiplication (MM) coprocessor implemented in reconfigurable hardware. A way of connection to Altera Nios embedded processor and some improvements of design are presented.
متن کاملFlexible MIPS Soft Processor Architecture
The flexible MIPS soft processor architecture borrows selected technologies from highperformance computing to deliver a modular, highly customizable CPU targeted towards FPGA implementations for embedded systems; the objective is to provide a more flexible architectural alternative to coprocessor-based solutions. The processor performs out-of-order execution on parallel functional units, it del...
متن کاملDesign of a Generalized Coprocessor for Software Defined Radios on a Reconfigurable Computing Platform
Software defined Radio platform developed so far are designed for particular application. Current reconfigurable computing technology allows designers to implement complete embedded computing systems on a single FPGA. This paper concentrates on designing a reconfigurable platform which consists of reconfigurable coprocessors that can be used in various applications. The architecture that we hav...
متن کامل